

FYSIKUM

Digital System Construction

Lecture 4: Math, memories, PRNG

Arithmetic Memories Pipelines and buffers Pseudorandom numbers IP core generation in Vivado Introduction to Lab 3

Digital Systemkonstruktion - 1

Arithmetic with vectors

Different math libraries available, including:

- ieee.std_logic_unsigned.all
 - Simple arithmetic, vectors represent unisigned integers
 - Easy to use, but not an official standard
- ieee.numeric_std.all
 - Standard library, support for both unsigned and signed vector arithmetic
 - Adds signed and unsigned vector types
 - Higher learning curve
 - Recommended for new designs

Unsigned adder (example)

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
USE ieee.numeric_std.all ;
```

```
ENTITY adder16 IS
PORT (X, Y
S
Cout
END adder16;
```

- : IN **STD_LOGIC_VECTOR**(15 DOWNTO 0);
- : OUT **STD_LOGIC_VECTOR**(15 DOWNTO 0) ;
 - : OUT STD_LOGIC) ;

Unsigned adder: architecture

cast result to std_logic_vector

Representing signed numbers

A vector can represent a signed or unsigned value

- ♦ 8 bits unsigned: 0 to 255
- ♦ 8 bits signed: -128 to +127
- Encoding signed numbers:
 - Top bit (MSB) is the sign (0=positive, 1=negative)
 - Positive numbers: simple binary representation
 Decimal +53 = "00110101"
 - Negative numbers: "twos complement"
 - Invert the bits of the positive value, then add one
 - Decimal -53 = "11001010" + 1 = "11001011"

Signed adder (example)

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
USE ieee.numeric_std.all ;
```

```
ENTITY adder16 IS

PORT (X, Y

S

);

END adder16;
```

- : IN **STD_LOGIC_VECTOR**(15 DOWNTO 0);
- : OUT **STD_LOGIC_VECTOR**(15 DOWNTO 0)

Signed adder: architecture

```
ARCHITECTURE Behavior OF adder16 IS
   SIGNAL Xs : SIGNED(15 DOWNTO 0);
   SIGNAL Ys : SIGNED(15 DOWNTO 0);
   SIGNAL Sum : SIGNED(16 DOWNTO 0);
BEGIN
   Xs <= signed(X);</pre>
   Ys <= signed(Y);</pre>
   Sum <= resize(Xs,Sum'LENGTH) + Ys;</pre>
   S <= std logic vector(resize(Sum, 16));</pre>
END Behavior ;
      "resize" changes the length of a signed vector
           while keeping the sign in the MSB
```

ieee.numeric_std has overloaded operators

| overloaded operator | description | data type of operand a | data type of operand b | data type of result |
|--|----------------------------|--|--|--|
| absa - a | absolute value negation | signed | | signed |
| a * b a / b a mod b a rem b a + b a - b | arithmetic operation | unsigned unsigned, natural signed signed, integer | unsigned, natural unsigned signed, integer signed | unsigned unsigned signed signed |
| a = b a /= b a < b a <= b a > b a >= b | relational operation | unsigned unsigned, natural signed signed, integer | unsigned, natural unsigned signed, integer signed | boolean boolean boolean boolean |

Introduction to memories

- Memories are essentially data storage arrays
 - One or more bits of data at each address
- Different kinds:
 - ROM (Read-Only Memory)
 - No write capability during normal operations
 - Some are re-writable (e.g. by applying higher voltage)
 - RAM (Random Access Memory)
 - Read and write, can directly access any address
- Volatility
 - Volatile memories lose data when powered off
 - Most RAMs are volatile, ROMs are non-volatile

Random Access Memory (RAM)

Addressable data storage array
Directly access contents of each address
Read and write operations supported
About the same time to access any address
not quite true for modern DRAM
Can be synchronous (clocked) or asynchronous
Block RAM on Xilinx FPGAs is <u>synchronous</u>

Static vs. Dynamic RAM

- DRAM: charge stored in quantum wells (similar to capacitors)
 - Small and inexpensive (good)
 - Data disappears if the contents are not refreshed (less good)

SRAM: data stored in latches

- Stable storage w/o refresh (good)
- Several transistors per data bit
 - More expensive
 - Lower bit density

Most FPGA block RAM is <u>SRAM</u>





Single-port RAM block

- Word size: n bits
- Capacity: 2^k words
- Synchronous RAM is clocked
- To write:



- Set target address and data to be written
- Set Wr_en and wait for the next clock edge
- To read:
 - Set target address to be read and Rd_en
 - Data at address available at the next clock edge

Xilinx 7-series block RAM

Dual port RAM

- Two ports can independently access memory contents
- Can have different address and data widths to access the same number of of total bits
- Synchronous (clocked) read and write operations
 - Possible to use different clocks for each port (if you want to)



Common RAM applications

- Local memory for embedded CPUs (advanced)
- Fast, flexible implementation of complex algorithms
 - Memory look-up tables (LUT)
 - Content-addressable memory (advanced)
- Diagnostics and testing
 - Capture data and read it out ("spy memory")
 - Feed test patterns through logic ("playback memory")
- Data buffering for temporary storage and readout
 - Synchronous memory buffer ("pipeline")
 - Asynchronous buffer ("FIFO")

Memory lookup table (LUT)

Common application: Use LUT to correct raw data

• calibration, linearity, etc.

Can also do geometric and other calculations quickly



ATLAS L1Calo example $Ex = Et sin \phi$ $Ey = Et \cos \phi$ Еем 9 Thr 10 Σ Eτ EHad⁹ Thr **To Summation** Ex logic Apply thresholds (LUT) and sum (logic) Ey

LUTs for geometric calculations

Spy/playback memories



Asynchronous data buffer



Simplified diagram. Write to port A and read from port B. Address of each port incremented during read/write

Synchronous delay buffer



Digital Systemkonstruktion - 1

Other topics for Lab 3

Pseudorandom number generation

 You will use this to test a synchronous data pipeline with adjustable length

 Implementing device-specific features

 IP Catalog in Vivado
 You will use this to implement a dual-port RAM

Pseudorandom number generator

- Useful to test designs with many possible inputs
- Basic concept:
 - Start with a random sequence of bits circulating in a shift register ('seed')
 - Continuously change the contents of the seed
 use XOR of other bits (to maintain 1/0 balance)



Digital Systemkonstruktion - 1

Single-bit PNRG: entity

```
Library ieee;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
                                    need a different seed
use ieee.std logic unsigned.all;
                                      for each PNRG
entity prng is
   generic (init seed : std logic vector (15 downto 0)
            := "0101110110010101");
   port( clk : in std logic;
            random : out std logic);
end prng;
```

Single-bit PNRG: architecture

```
architecture prng arch of prng is
   signal seed : std logic vector (15 downto 0) := init seed;
begin
   gen number: process(clk)
   begin
      if rising edge(clk) then
       seed <= seed(14 downto 0) &</pre>
             (seed(15) xor seed(13) xor seed(12) xor seed(10));
      end if;
                                       Maximum-length LFSR
   end process;
                                   "linear feedback shift register"
  random <= seed(15);</pre>
                                                                16
                                                         13 14
end architecture;
                        Ο
                        Digital Systemkonstruktion - 1
                                                                   23
```

Generating IP cores in Vivado

- General-purpose design elements can be well-described with pure VHDL code
- But device-specific features can be more complicated to specify and declare:
 - Block memories, dedicated multipliers, digital clock managers, embedded CPUs, serial transceivers, etc.
- FPGA Vendors often provide tools to generate design modules that you can customize for your own needs
 - Xilinx Vivado: IP Catalog

Launching IP catalog

| Σ | Project Summary 🗙 🞐 IP Catalog 🗙 | | | | □ē× |
|----|---|-----------|------|--------|---------|
| ٩ | Search: Q- | | | | |
| | Name ^ 1 | Version 2 | AXI4 | Status | License |
| 32 | Automotive & Industrial | | | | |
| 2 | | | | | |
| • | Basic Elements Communication & Networking | | | | |
| 隶 | Debug & Verification | | | | |
| 8 | R D C Embedded Processing | | | | |
| ă | Math Functions | | | | |
| | The Memories & Storage Elements | | | | |
| ø | H [™] Video & Image Processing | | | | |
| Ł | | | | | |
| | Details | | | | |
| | Select all IF to see details | | | | â |
| | | | | | - |

Select the core you want

| | Production | Included | xilinx.com:ip:ecc: | 2.0 | |
|--------------------------------|------------------|-------------------|--|--|--|
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| AXI4 | Production | Included | xilinx.com:ip:blk_ | mem_gen:8.3 | |
| | 1 | | <u>.</u> | (| |
| | 🧕 🧐 <u>P</u> rop | erties | Ctrl+E | | |
| | | | 🕼 IP Settings | | |
| | | | Add Repository | | |
| | | | | | |
| | | | 🤹 🥏 <u>R</u> efresh All Repositories | | |
| | | | Customize IP | | |
| | | | | | |
| | | | 🦷 👫 License Status | | |
| | | | Compatible <u>Families</u> | | |
| | Prod | uct <u>G</u> uide | | | |
| r | Chan | ge Log | | | |
| Right click: "Customize IP" | | | Product Webnage | | |
| | | | houdet <u>w</u> ebpage | | |
| | | | | L | |
| | S Expo | rt to Spread | lsheet | í . | |
| | AX14 | AXI4 Production | AX14 Production Included AX14 Production Included Image: Section of the sect | AXIA Production Included xilinx.com:ip:ecc: AXIA Production Included xilinx.com:ip:blk_ Broperties Ctrl+E Ctrl+E Comparison All Repositories Customize IP Customize IP Customize IP Customize IP Customize IP Compatible Families Product Guide Change Log Product Webpage Answer Records Export to Spreadsheet | |

Digital Systemkonstruktion - 1

Customize the component

| Show disabled ports | | |
|--|--|---------|
| <pre>##AXL_SLAVE_S_AXI ###AXL_SLAVE_S_AXI ###AXLLite_SLAVE_S_AXI ###BRAM_PORTA ##BRAM_PORTB regcea sbiterr regceb dbiterr regceb dbiterr regceb dbiterr regceb sbiterr regceb reg</pre> | Basic Port A Options Port B Options Summary Interface Type Native Generate address interface with 32 bits Memory Type Simple Dual Port RAM Common Clock ECC Options Common Clock ECC Type No ECC Error Injection Pins Single Bit Error Injection Write Enable Byte Write Enable Byte Size (bits) Defines the algorithm used to concatenate the block RAM primitives. Refer datasheet for more information. Algorithm Minimum Area Algorithm Minimum Area | |
| 1 | Basic config | guratio |
| nap of the | | |

Po

fina

Customize the component

| IP Symbol Power Estimation | Component Name DPRam_8b_2048 |
|--|--|
| Show disabled ports | Basic Port A Options Port B Options Other Options Summary |
| | Memory Size |
| | Port A Width 8 Sange: 1 to 4608 (bits) |
| | Port A Depth 2048 S Range: 2 to 1048576 |
| | The Width and Depth values are used for Write Operations in Port A |
| | Operating Mode Write First Enable Port Type Always Enabled |
| | Port A Optional Output Registers |
| | Primitives Output Register Core Output Register |
| | SoftECC Input Register REGCEA Pin |
| | Port A Output Reset Options |
| | RSTA Pin (set/reset pin) Output Reset Value (Hex) |
| dina[7:0] | Reset Memory Latch Reset Priority CE (Latch or Register Enable) |
| - >wea[0:0] | |
| | READ Address Change A |
| ▲addrb[10:0] | Read Address Change A |
| - Cikb | Configure the po |
| - <doutb[7:0]< td=""><td></td></doutb[7:0]<> | |
| | |

Digital Systemkonstruktion - 1

Generated component

| Project Manager - hello_world ? X | | | | |
|--|---|--|--|--|
| Sources ? _ 🗆 🖻 🗶 × | \Sigma Project Summary 🗙 🞐 IP Catalog 🗙 🛞 DPRam_8b_2048.vhd 🗙 🔲 🗠 🗶 | | | |
| 으 🔀 🖨 🔁 👔 🖪 | er/vivado/hello_world/hello_world.srcs/sources_1/ip/DPRam_8b_2048/synth/DPRam_8b_2(Read-only | | | |
| Design Sources (2) DPRam_8b_2048 (DPRam_8b_2048.xci) (1) DPRam_8b_2048 - DPRam_8b_2048_arch DPRam_8b_2048_arch DPRam_8b_2048 - DPRam_8b_2048_arch DPRam_8b_2048 - DPRam_8b_2048_arch DPRam_8b_2048_arch <l< td=""><td><pre>51 52 LIBRARY ieee; 53 USE ieee.std_logic_1164.ALL; 54 USE ieee.numeric_std.ALL; 55 66 LIBRARY blk_mem_gen_v8_3_3; 57 USE blk_mem_gen_v8_3_3; 58</pre></td></l<> | <pre>51 52 LIBRARY ieee; 53 USE ieee.std_logic_1164.ALL; 54 USE ieee.numeric_std.ALL; 55 66 LIBRARY blk_mem_gen_v8_3_3; 57 USE blk_mem_gen_v8_3_3; 58</pre> | | | |
| Image: Source File Properties ? _ □ L [*] × | <pre>59 ENTITY DPRam_8b_2048 IS 60 PORT (// 61 clka: IN STD_LOGIC; 62 wea: IN STD_LOGIC_VECTOR(0 DOWNTO 0); 63 addra: IN STD_LOGIC_VECTOR(10 DOWNTO 0); 64 dina: IN STD_LOGIC_VECTOR(7 DOWNTO 0); 65 clkb: IN STD_LOGIC; 66 addrb: IN STD_LOGIC_VECTOR(10 DOWNTO 0); 67 doutb: OUT STD_LOGIC_VECTOR(7 DOWNTO 0) 68); 69 END DDDDam Ob 2010;</pre> | | | |
| Location: /nts/home/silver/vivado/hello_wor Type: VHDL Library: xil_defaultlib General Properties | 69 END DPRam_8b_2048; 70 71 ARCHITECTURE DPRam_8b_2048_arch OF DPRam_8b_2048 IS 72 ATTRIBUTE DowngradeIPIdentifiedWarnings : STRING; 73 ATTRIBUTE DowngradeIPIdentifiedWarnings OF DPRam_8b_2048_arch: ARCHITECTURE I 74 COMPONENT blk_mem_gen_v8_3_3 IS 75 GENERIC (| | | |

Lab 3:

- Design a 4-bit PRNG
- Design a programmable-delay pipeline buffer with a block RAM
- Connect the PRNG output to the input of the buffer input and observe the delay between input and output
- Test in simulation and hardware